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Abstract
The design of cyber-physical systems is a complex pro-
cess and relies on the simulation of the system behavior
before its deployment. Co-simulation allows system de-
signers to simulate a whole system composed of a num-
ber of interconnected subsystems. Traditionally, these
models are modeled by experts of different fields using
different tools, and then integrated into one environment
to perform simulation at the system-level. This results
in complex and heavy co-simulations and requires ade-
quate solutions and tools in order to reduce the execu-
tion time. Unfortunately, most modeling tools perform
only mono-core simulations and do not take advantage
of the omnipresent multi-core processors. This paper
addresses the problem of efficient parallelization of co-
simulations. It presents a multi-core scheduling heuris-
tic for parallelizing FMI-compliant models on multi-core
processors. The limitations of this heuristic are high-
lighted and two solutions for dealing with them are pre-
sented. The obtained speed-up using each of these so-
lutions is illustrated and discussed for further improve-
ments.
Keywords: FMI, co-simulation, multi-core, scheduling,
heuristic
1 Introduction
Cyber-physical systems incorporate a combination of
computational elements which collaborate in order to
control physical processes. The complex nature of such
systems requires cost, time and effort-effective design
methodologies; therefore predicting their behavior and
functioning scenarios before testing the real system is
becoming more and more an indisputable step. Co-
simulation aids in achieving these requirements as it al-
lows the assessment of the design of the system by imi-
tating its behavior. It consists mainly in simulating, on a
computer, the global behavior of a multi-physics system
composed of a number of interconnected subsystems.
System designers can then identify potential design flaws
and correct them before deploying the system.
Co-simulation faces however a number of challenges.
Actually, the simulated system is described by several in-
teracting models which are often developed by experts of
different fields using different tools and following differ-
ent design approaches. The diversity of modeling tools
and involved teams makes the coupling of the models
a complex task. In fact, co-simulation necessitates effi-
cient synchronized communications between the models
where each model must be able to detect and respond to
events of other models. Thanks to the FMI (Functional
Mock-up Interface) standard (Blochwitz et al., 2011), it
is now possible to easily couple diverse models origi-
nating from different developers and tools. Neverthe-
less, executing FMI-compliant models raises some is-
sues, which unless well handled, may reduce the co-
simulation performance and limit the benefits of FMI.
One major issue is the question of how to reduce the
co-simulation execution time. Integrating heterogeneous
models into one environment usually results in a com-
plex and heavy to execute co-simulation which increases
the demand of processing power.
As is well-known, increasing CPU frequency by
means of silicon integration has reached its possible lim-
its and semiconductor manufacturers switched in last
years to building multi-core processors, i.e. integrating
multiple processors into one chip allowing parallel pro-
cessing on a single computer. Multi-core processors can
reduce the execution time of a computational task by di-
viding it into several subtasks and assigning a subset of
subtasks to each core to be processed in parallel. Most
simulators, however, have mono-core simulation kernels
and do not take advantage of the computation power
brought by multi-core architectures. Therefore, enabling
parallel execution of heavy co-simulations on multi-core
processors is keenly sought by the developers and the
users of simulation tools. However, fulfilling this objec-
tive is not trivial and appropriate parallelization schemes
need to be applied on co-simulation models in order to
accelerate their execution on multi-core processors.
FMI gives information about inputs and outputs re-
lationships inside a model that is exported as a FMU
(Functional Mock-up Unit). A model FMU is a pack-
age that encapsulates a XML file containing among other
data the definitions of the model’s variables, and a library
defining the equations of the model as C functions. Input,
output and state variables are updated by what we name
"operations" which may call different functions provided
by the FMU.
Given these features, various execution possibilities
can be realized and the parallelization of co-simulation
models on a multi-core processor can be seen as the fol-
lowing problem: Find an allocation of the different oper-
ations to the different cores and define an execution or-
der, i.e. schedule the operations that are allocated to each
core. When solving this problem, the utilization of the
available cores has to be optimized in order to achieve the
best acceleration. Using parallel computing terminology,
the problem consists in finding a schedule for all the op-
erations of the co-simulation on a multi-core processor.
This paper deals with the problem of scheduling opera-
tions of heavy complex co-simulation models on multi-
core processors in order to accelerate the simulation exe-
cution. It follows the approach presented in (Ben Khaled
et al., 2014) by addressing two limitations of the previ-
ous work. First, an efficient multi-core scheduling can
not be obtained without taking into account a good esti-
mation of each operation’s execution time. Second, the
non-thread-safe implementation of FMUs prevent full
exploitation of the potential parallelism of co-simulation
graphs. Techniques for dealing with these limitations are
here compared.
The rest of the paper is organized as follows. Next
section presents related work on multi-core execution of
simulations. Then our parallelization approach, firstly
presented in (Ben Khaled et al., 2014), is described
in section 3, including a discussion about its present
limitations. The fourth section presents our contribu-
tion, including the use of a toolchain for profiling co-
simulation graph parallelism and explores the theoreti-
cal gain in execution speed-up over different architec-
tures. Theoretical results are discussed and compared
to real co-simulation executions in xMOD1. xMOD is
a co-simulation and a virtual experimentation platform,
which allows mixing stand-alone and tool coupling co-
simulations and the optimization of complex models ex-
ecution. It provides a user-friendly interface in order to
extend the simulation use to non-experts and ensure the
continuity from Model-in-the-Loop to Hardware-in-the-
Loop simulations. The last section concludes the paper
and gives an outlook into our ongoing and future work.
2 Related Work
In order to achieve simulation acceleration using multi-
core execution, different approaches are possible and
were already explored. From a user point of view, it is
possible to modify the model design in order to prepare
its multi-core execution, for example by using marked
functions or Modelica extensions as in (Elmqvist et al.,
2015; Gebremedhin et al., 2012). From a modeling tool
1www.xMOD-software.com
provider point of view, if providing OpenMP ready li-
braries is possible, the key feature for simulation ac-
celeration is to provide techniques which offer speed-
up whatever the model is. Proposing parallel solvers or
automatic parallel executions of model equations as in
(Elmqvist et al., 2014; Sjölund et al., 2010) is also an ef-
ficient way. In this paper, we address the problem from a
co-simulation tool provider point of view. In such a tool,
the user connects different FMUs, embedding solvers or
not. In this case, it is not possible to change the mod-
els, the solvers, or the modeling tools. Such FMU as-
sembly defines a graph of operations and the main op-
portunity to improve the co-simulation execution is con-
sequently to accomplish an automatic parallelization of
this graph. As shown in (Ben Khaled et al., 2012), split-
ting a model into several FMUs, by isolating discontinu-
ities, may reduce the simulation time, even in the case
of a mono-core execution. (Ben Khaled et al., 2014)
presented the RCOSIM approach. It consists in using
each FMU information on input/output causality to build
a graph, with an increased granularity and then exploit-
ing the potential parallelism by using a heuristic to build
an off-line multi-core schedule. This method has been
tested on a real industrial model and significant speed-
up was obtained. This approach was implemented in the
co-simulation tool xMOD and is available in its 2015 re-
lease.
3 Parallelization approach
3.1 Principle
The parallelization concept of xMOD is based on a task
DAG (Directed Acyclic Graph) scheduling approach.
Thanks to FMI, it is possible to access information about
the internal structure of a model encapsulated in a FMU.
In particular, FMI allows the identification of Direct
Feedthrough and Non Direct Feedhrough outputs of a
model. Since connections between different models of
the co-simulation are also known, all data dependencies
between the operations are known. Figure 1 shows an
example of two models and their inter and intra-model
dependencies.
The co-simulation can be described by a DAG where
each vertex represents one operation and each edge de-
scribes a dataflow and thus a precedence constraint be-
tween two operations. The approach proceeds in two
steps: First, the co-simulation DAG is constructed and
then, the operations are allocated to the available cores in
such a way to minimize the makespan of the graph. The
makespan corresponds the execution time of the whole
DAG.
The transformation of each model into an operation
graph allows the parallelization of the model instead of
considering it as an atomic block. Consequently the po-
tential parallelism of the entire co-simulation is increased
and can be better adapted to the hardware parallelism
(number of cores in the case of a multi-core processor).
The potential parallelism of a graph corresponds to ver-
tices that are not dependent which characterize the partial
order of the graph.
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Figure 1. Inter and intra-model dependencies of two models.
3.2 Multi-core scheduling heuristic
The co-simulation DAG is built by exploring the rela-
tions between the models and between the operations of
the same model. The operations are either updateout put ,
updateinput or updatestate. A vertex is created for each
operation and edges are then added between vertices if a
data dependency exists between the corresponding op-
erations. This information can be extracted from the
model’s FMU. Since FMI does not give information
about the dependencies between the state variables com-
putation and the input and output variables computa-
tions, edges connect all updateinput operations and the
updatestate operation of the same model, which means
that all inputs are needed in order to update the state. Fur-
thermore, edges are placed between all updateout put op-
erations and the updatestate operation of the same model,
because the computation at instant k of an output Yk
may need the state variable Xk which is no longer avail-
able after updatestate computed Xk+1. Running the co-
simulation consists in executing the graph repeatedly. At
each co-simulation step the whole graph is executed and
a new execution of the graph cannot be started unless the
previous one was totally finished because some outputs
at the current step may depend on certain state variables
computation at the previous step. Such outputs are not
identified in the model’s FMU and thus all outputs are
considered as dependent on the state variables. Figure 2
illustrates the graph constructed from the two models of
Figure 1.
In order to achieve fast execution of the co-simulation
on a multi-core processor, an efficient allocation and
scheduling of the DAG vertices has to be performed.
xMOD uses an off-line scheduling heuristic similar to the
one proposed in (Grandpierre et al., 1999). (Ben Khaled
et al., 2014) presented the use of this heuristic and the
speed-up obtained by applying it on an industrial com-
bustion engine model. The heuristic considers the exe-
cution time of each operation and aims at computing a
schedule that minimizes the makespan of the graph.
Using the execution time Ci of each operation OPi, the
heuristic computes first the earliest start and end dates
from the graph start denoted Si and Ei, then the critical
path CP := maxEi (Algorithm 1). After that, the latest
start and end dates from the graph end denoted Si∗ and
Ei∗ and then the flexibility Fi = CP−Ei−Ei∗ are com-
puted (Algorithm 2).
Initialization;
Set Ω the set of all the operations;
Set O the set of operations without predecessors;
foreach OPi ∈ O do
Si := 0; Ei := Si +Ci;
end
Set O′ the set of operations whose all immediate predecessors
were treated;
while O′ 6= /0 do
foreach OPi ∈ O′ do
Si := max(Eh : OPh→ OPi);
(OPh are the immediate predecessors of OPi);
Ei := Si +Ci; Remove OPi from the set O′;
Add to the set O′ all successors of OPi for which all
predecessors were already scheduled;
end
end
CP := 0;
foreach OPi ∈Ω do
if CP < Ei then
CP := Ei;
end
end
Algorithm 1: Computation of Si, Ei and CP
Initialization;
Set Ω the set of all the operations;
Set O the set of operations without successors;
foreach OPi ∈ O′ do
E∗i := 0; S
∗
i := E
∗
i +Ci;
end
Set O′ the set of operations whose all immediate successors were
treated;
while O′ 6= /0 do
foreach OPi ∈ O do
E∗i := max(S
∗
h : OPi→ OPh);
(OPh are the immediate successors of OPi);
S∗i := E
∗
i +Ci; Remove OPi from the set O
′;
Add to the set O′ all predecessors of OPi for which all
successors were already scheduled;
end
end
foreach OPi ∈Ω do
Fi :=CP−Ei−E∗i ;
end
Algorithm 2: Computation of S∗i , E∗i and Fi
At each step, the heuristic computes for a given opera-
tion the schedule pressure on a specific core. The sched-
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Figure 2. Dependency graph of the models of Figure 1.
ule pressure is the difference between the makespan in-
crease, by allocating this operation to this core, and the
operation’s flexibility. The heuristic updates the set of
candidate operations to be scheduled at each step. An
operation is added to the set of candidate operations if it
has no predecessor or if all of its predecessors have al-
ready been scheduled. The set of candidate operations
holds the partial order associated to the graph. Then, for
each candidate operation, the schedule pressure is com-
puted on each core and the operation is allocated to its
best core, the one that minimizes the pressure. After this
step, a list of candidate operation-best core pairs is ob-
tained. Finally, the operation with the largest pressure
on its best core is selected and scheduled. The heuristic
repeats this procedure until all operations are scheduled
(Algorithm 3).
Initialization;
Set Ω the set of all the operations;
Set Γ the set of all the available cores;
Set O the set of operations without predecessors;
while O 6= /0 do
foreach OPi ∈ O do
Set costi to ∞; (cost of OPi is set to the maximum
value);
foreach Core j ∈ Γ do
S′i := max(Si,TCore j ); (new start date of OPi when
executed on Core j);
costi, j := S′i +Ci +E
∗
i −CP; (cost of OPi when
executed on Core j);
if costi, j < costi then
Set costi := costi, j;
Set BestCorei := Core j;
end
end
end
Find OPi with maximal costi in O;
Schedule OPi on its core BestCorei;
Set k := BestCorei;
TCorek := TCorek +Ci; (Advance the time of Corek);
Remove OPi from the set O;
Add to the set O all successors of OPi for which all
predecessors are already scheduled;
end
Algorithm 3: Multi-core scheduling heuristic
This heuristic has originally been used to implement
critical hard real-time applications where the execution
times are usually estimated as the WCET (Worst Case
Execution Time). On the contrary, co-simulation is not
safety critical and the main goal here is to achieve fast
execution, so average computation times can be used.
Previously, execution times in xMOD were estimated
based on the observation of practical examples as fol-
lows: updatestate operations are by far more costly so
they are assigned significantly higher execution times
then updateout put operations, whereas updateinput oper-
ations are just data copy whose cost is negligible. The
work presented in this paper attempts to improve the effi-
ciency of the scheduling heuristic by measuring more ac-
curately the execution times using a profiler as described
in section 4.1.
3.3 Limitations of the approach
Although the presented scheduling heuristic resulted in
interesting co-simulation speed-ups, it has some lim-
itations that have to be considered in the multi-core
scheduling problem in order to obtain better perfor-
mances. First, so far, the multiprocessor scheduling
heuristic uses empiric operations execution times. By
using realistic execution times for each operation, the
multi-core execution of the simulation should be im-
proved. In this paper, we present some results, based
on a profiling technique.
Second, FMI standard does not presently require that
FMU functions have to be thread-safe, i.e. they cannot
be executed simultaneously as they may share some re-
source (variables for example) that might be corrupted
if two operations try to use it at the same time. This
implies that at any instant during the execution of the
co-simulation, one and only one operation of the same
FMU can be executed. Consequently, if the scheduling
heuristic allocates two or more operations belonging to
the same FMU to different cores, a mechanism that en-
sures these operations are executed in strictly different
time intervals must be set up.
4 Proposed solutions
This section presents a theoretical study of the achiev-
able speed-up on a use-case, using the SynDEx2 soft-
ware (Sorel, 2004, 2005). Then, these theoretical results
are compared with xMOD co-simulation runs, with two
different implementations for guaranteeing a mutual ex-
clusion between different operations of the same FMU.
4.1 Toolchain
A toolchain is proposed to assist the developer in paral-
lelizing co-simulations. Using this toolchain, it is pos-
sible to assess new solutions before implementing them
in xMOD thanks to the SynDEx software. SynDEx is
a system level CAD software based on the Algorithm-
Architecture Adequation (AAA) methodology (Sorel,
1996). It was developed to optimize the implementation
of real-time distributed applications onto multicompo-
nent architectures. The workflow is illustrated in Figure
3. When different FMUs are imported into xMOD and
connected together, a file which describes inter-model
connections is generated. This file and the XML files
of the different FMUs of the co-simulation are passed to
a converter which parses the files and produces equiva-
lent files (.sdx) compliant to the SynDEx format. The
co-simulation code is profiled in order to obtain the exe-
cution times of the different operations which are intro-
duced in SynDEx. SynDEx offers the possibility to use
the multi-core scheduling heuristic outlined in this pa-
per , as well as other kinds of heuristics, and therefore
makes it possible to study the achievable co-simulation
speed-up before implementing the heuristic in xMOD.
4.2 Use-case description
In this work, experiments have been carried out on
a Spark Ignition (SI) RENAULT F4RT engine co-
simulation using 5 FMUs. It is a four-cylinder in line
Port Fuel Injector (PFI) engine in which the engine dis-
placement is 2000 cm3. The air path is composed of
a turbocharger with a mono-scroll turbine controlled
by a waste-gate, an intake throttle and a downstream-
compressor heat exchanger (Figure 4). The engine model
was developed using ModEngine library (Benjelloun-
Touimi et al., 2011). ModEngine is a Modelica library
that allows for the modeling of a complete engine with
diesel and gasoline combustion models. The engine
model was imported into xMOD using the FMI export
features of the Dymola tool. This use-case has over
100 operations which are scheduled by the multi-core
scheduling heuristic.
2www.syndex.org
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Figure 4. Spark Ignition (SI) RENAULT F4RT engine model.
4.3 Results and Discussions
Using the toolchain, a .sdx file of the use-case was gen-
erated in order to evaluate, in SynDEx, the theoretical
speed-up obtained by parallelizing the model on differ-
ent numbers of cores, using the multi-core scheduling
heuristic of section 3.2. For each schedule the speed-
up is computed by dividing the mono-core schedule
makespan by the schedule makespan. Figure 5 gives
the different theoretical speed-ups. The best speed-up
is close to 3,6 and is reached with 6 cores. Finding
the minimal number of cores which offers the maximum
speed-up is interesting if a large number of simulation
runs (possibly with different parameters) have to be per-
formed: If a large number of cores is available, multi-
ple runs could be launched in parallel with the adequate
number of cores dedicated to each run. This research
of the minimal number of necessary cores to reach the
maximum speed-up could be scripted and automatically
performed before the simulation.
In order to tackle the constraint of non thread-safe
FMU functions, two mutual exclusion strategies have
been implemented in xMOD and the performance ob-
tained using each of them has been evaluated. The first
one does not modify the multi-core scheduling heuris-
tic result and uses a dedicated mutex (system object that
guarantees mutual exclusion) for each FMU: Every time
a FMU function call is made at runtime, the associated
mutex have to be acquired before the execution of the
function code can be started. The second solution is ex-
plained in (Ben Khaled et al., 2014) and consists in mod-
ifying the multi-core scheduling heuristic to always allo-
cate the operations of a same FMU to the same core (con-
strained allocation). If constrained allocation is used, the
search space of the scheduling heuristic is reduced, i.e.
at each step, for a given candidate operation, if there is
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Figure 3. Proposed toolchain to assist in the development and assessment of scheduling heuristics.
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Figure 5. Theoretical speed-up.
another operation of the same FMU that has already been
allocated to a specific core, the candidate operation is al-
located to this same core without the need to test it on
the other cores. Thanks to SynDEx, it is easily possi-
ble to theoretically estimate the impact of using the con-
strained allocation in the multi-core scheduling heuristic.
Results are given in Figure 5. It shows that the expected
speed-up in the case of constrained allocation is less than
the one using unconstrained allocation, when the number
of cores is less than 5, but similar when 5 cores or more
are available. When using less than 5 cores, the large
number of updateout put operations can be efficiently al-
located only if the unconstrained allocation is used: The
speed-up difference between the constrained and uncon-
strained allocation cases is due to this restriction on the
allocation. Five is the minimal number of cores for en-
abling the execution of each updatestate operation on a
different core. Due to the predominant execution times
of the updatestate operations, their impact on the speed-
up overrides the possibility of optimizing the allocation
of the other operations. This explains why the speed-
up difference between the unconstrained and the con-
strained allocation cases becomes very small with 5 cores
or more.
In order to compare the two mutual exclusion strate-
gies, we implemented them in xMOD. Execution times
measurements were performed by getting the system
time stamp at the beginning of the simulation and af-
ter 30 seconds of the simulated time. As previously, we
compare the speed-up by dividing the mono-core simu-
lation execution time by the simulation execution time
on a fixed number of cores. Figure 6 sums up the re-
sults, where unconstrained allocation corresponds to the
use of mutex objects. It shows the impact of mutex
overhead on the speed-up. Whatever the number of the
available cores, the speed-up remains close to 1,3. On
the contrary, the implementation in xMOD of the con-
strained allocation gives similar results in terms of speed-
up improvement when increasing the number of cores
until 5. Nevertheless, the maximum measured speed-up
(2,4) remains smaller than the theoretical one (3,5). In
fact, the theoretical speed-up computation considers the
makespan ratio without estimating any synchronization
cost between cores. The real implementation in xMOD
contains synchronization objects between operations to
ensure the consistency of data dependencies which cer-
tainly have an important impact on the speed-up.
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Figure 6. Measured speed-up.
5 Conclusion and Future Work
The work presented in this paper dealt with the problem
of co-simulations acceleration by means of paralleliza-
tion on multi-core processors. We proposed to extend
our previous work by taking into account operations exe-
cution times in the multi-core scheduling heuristic. This
allows the optimization of the number of the dedicated
cores to the simulation, by performing architecture ex-
ploration with SynDEx. Our experiments in xMOD on
an industrial use-case, gave important speed-up results
(2,4). Nevertheless, it also shows the impact of the mu-
tual exclusion constraint on the co-simulation accelera-
tion. Providing thread-safe FMU implementation could
offer important simulation acceleration opportunities. In
our ongoing work, we are exploring graph transforma-
tion techniques to improve the handling of the mutual
exclusion problem of FMUs. We also envision to extend
these results to the multi-rate co-simulation of FMUs by
developing an efficient multi-core scheduling heuristic to
handle it.
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